



Real-time Oscilloscope Architectures

Dan Knierim, Tektronix Fellow



Tektronix[®]


Simplest Architecture: Single ADC channel



Typical real-time ADC core speeds:

CMOS	0.1 to 1 GS/s
Bipolar	1 to 10 GS/s


Multiple Time-Interleaved ADC channels



Architectural trade-offs in acquisition performance

<u>Performance Metric</u>	<u>N-way Interleaved</u>
Sample Rate	N
Bandwidth	1
Record Length	N
rms Noise	1
Noise PSD	1/N
SFDR	↓
Effective Bits	↓
Phase linearity	---
Amplitude flatness	---
Price / Size / Power	~N


Multiple Pre-Sampled Time-Interleaved ADC channels



Architectural trade-offs in acquisition performance

<u>Performance Metric</u>	<u>N-way Interleaved</u>	<u>Pre-sampled Interleaved</u>
Sample Rate	N	N
Bandwidth	1	W
Record Length	N	N
rms Noise	1	>1
Noise PSD	1/N	>1/N
SFDR	↓	↕
Effective Bits	↓	↕
Phase linearity	---	↑
Amplitude flatness	---	↑
Price / Size / Power	~N	>N

Frequency-Multiplexed (Band-Split) ADC channels



Architectural trade-offs in acquisition performance

<u>Performance Metric</u>	<u>N-way Interleaved</u>	<u>Pre-sampled Interleaved</u>	<u>N-way Band-Split</u>
Sample Rate	N	N	N
Bandwidth	1	W	<N
Record Length	N	N	N
rms Noise	1	>1	\sqrt{N}
Noise PSD	1/N	>1/N	1
SFDR	↓	↕	---
Effective Bits	↓	↕	↓
Phase linearity	---	↑	↓
Amplitude flatness	---	↑	↓
Price / Size / Power	~N	>N	>N

Architectural trade-offs in acquisition performance **with DSP BW boost**

<u>Performance Metric</u>	<u>N-way Interleaved</u>	<u>Pre-sampled Interleaved</u>	<u>N-way Band-Split</u>
Sample Rate	N	N	N
Bandwidth ↑	1	W	<N
Record Length	N	N	N
rms Noise ↑	1	>1	\sqrt{N}
Noise PSD ↑	1/N	>1/N	1
SFDR	↓	↕	---
Effective Bits ↓	↓	↕	↓
Phase linearity ↑	---	↑	↓
Amplitude flatness ↑	---	↑	↓
Price / Size / Power	~N	>N	>N
Overdrive Recovery ↓			


Architectural trade-offs in acquisition performance **with DSP BW limit**

<u>Performance Metric</u>	<u>N-way Interleaved</u>	<u>Pre-sampled Interleaved</u>	<u>N-way Band-Split</u>
Sample Rate *	N	N	N
Bandwidth ↓	1	W	<N
Record Length *	N	N	N
rms Noise ↓	1	>1	\sqrt{N}
Noise PSD	1/N	>1/N	1
SFDR	↓	↕	---
Effective Bits ↑	↓	↕	↓
Phase linearity ↑	---	↑	↓
Amplitude flatness ↑	---	↑	↓
Price / Size / Power	~N	>N	>N


Overdrive Recovery ↓

* Useful Sample Rate and Record Length are reduced at lower bandwidth settings due to data redundancy


Architectural trade-offs: example spectrograms



Single ADC channel




Pre-Sampled
4-way interleave



Pre-Sampled
4-way interleave
with DSP BW boost



Pre-Sampled
4-way interleave
with DSP BW limit



Simulation of
4-way band-split

Conclusions

- Oscilloscope Architecture drives performance trade-offs
 - Straight Interleaving
 - Pre-sampled Interleaving
 - Band-splitting
 - DSP filtering
- It is fair to compare banner specs:
 - Sample Rate
 - Bandwidth
 - rms Noise (time domain)
 - Noise PSD (frequency domain)
 - SFDR
 - Effective Bits
- But don't double-count benefits:
 - Sample Rate vs Noise PSD
 - DSP BW limit improves rms Noise, but not Noise PSD
 - Many frequency-domain analyses are sensitive to Noise PSD
 - Unexpected frequency content or amplitude spikes in single-shot experiments can be lost in the DSP

Questions???

Interleaved Digitizer Architecture: mis-match spurs

